AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer
. |' B- Y3 R$ Y9 c/ l

% F4 e; }; u* O0 [职位要求:
  D+ k, o8 {. C" `  s. U. U( s; @# R9 U
& z+ V4 B1 ]. ^9 t" C- U9 D0 d
0 I! o# s. g, r% a# C) uAMD 上海研发中心招聘 ASIC design verification engineer

( _8 {, i- k/ M& lMTS/Sr. ASIC Engineer:
  
      
: _" C, K5 B! V; R& m4 `Position Summary
$ A) ]( ]- ^7 B: D; E
6 C: w$ K, V4 E3 J6 X  |- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
; B- c4 G5 |( C8 c" @- }& S( T
0 }4 ~! x: S' h* o  g- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
8 k& m1 p8 L) E' }+ a7 f9 Q
; w1 e* w+ c) e' t- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.
5 }+ R5 i: @8 C) L- ]+ G. o3 a
* f& ?2 e9 G1 u! w& J) |& a+ J- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
# G7 k& \' ^+ S, e, ^/ p  h7 V
% C$ r) H1 I/ n8 e- Support FW/SW bring-up and debugging

0 w0 d: V, \" d4 T# G1 |1 |" ]- Working as the technical point of contact on the ASIC area.

- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.


/ f" g9 ]/ g& v2 k* NEssential Functions:
% |% b3 V# d) \& i- N. [3 e' t7 z
RTL, Verification, Testbench, SystemC, SystemVerilog, OVM
$ U0 n! H7 _  u, G# ~
4 i2 }" u+ ?8 tEssential Requirements/Qualifications:

3 j# ?! J" V$ P1 u5 p/ |3 U- Proven ASIC / SoC Design / Verification Experience
# v- p8 s; `8 I
# w# s4 I, ~$ A# z4 x- Must have strong background on IP development
8 F% S! n1 y* f! o4 c
% y& u; H2 W; m8 H' _: R
- `& {  l" d# S6 F# k" gDesired:
6 ~1 ^6 s9 }( ?9 l) z
- Major in EE & CS
, I+ d1 u+ j5 V% I
- Must be proficient in Verilog coding, debugging and modeling
, z  e" B2 r8 V2 y7 ?: l  o
- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.

- PCIe, BIOS, ACPI experience would be an asset.
0 l+ R$ o- B! `) E2 P
- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)

- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

- Must be familiar with shell/perl/tcl programming in linux OS.
( L+ j, U) S  ^. ]1 _# W& e; z6 Q
- Should have strong problem solving skills

- Good English hearing, speaking, reading and writing capabilities.
# b0 v& X, T+ T
- Good communication skills
% `4 \. o' E+ C0 @, F, s( p9 I: o
& k4 C) ~  n8 ?; h: p3 }$ a- Will be a big plus if having mass production tape‐out experience.
0 e. C/ T. L& S, a" \
在线简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
0 s8 u6 A# i0 MAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html


, ]! `, k0 m. x! F, @, z