AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer

( J) S3 J5 |3 K, h$ {; C
职位要求:
) L5 C9 x7 f' ~7 X
0 U# z" }; m6 O4 V1 h
+ b' S8 E# o7 `: ~' N) ~) wAMD 上海研发中心招聘 ASIC design verification engineer
" I7 o, i5 I! B6 ~/ W$ W5 |3 A* i- C
MTS/Sr. ASIC Engineer:
  
. {" u! @! I8 e" R6 q( B2 P9 \0 t      
Position Summary
- X; E7 \" \) N' |) Z. F) n
- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.

# y$ O/ ~% r5 T$ Z- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.

0 Z0 |8 {6 E: S/ Q, i' @- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level

- Support FW/SW bring-up and debugging

- Working as the technical point of contact on the ASIC area.

) a' q& h) Z  z5 t- x- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
! K* V$ I0 u1 ?2 p% X
& B/ W9 ^( h* r* H
Essential Functions:
" m* m% [+ @- _1 Y/ P9 y; b/ T
RTL, Verification, Testbench, SystemC, SystemVerilog, OVM
5 |- U1 y# a$ G% q$ P
Essential Requirements/Qualifications:
' e8 T- D) K% ^; r
" A) ]2 l/ g& S8 L- Proven ASIC / SoC Design / Verification Experience
1 t2 X4 D& x& J2 M% G0 [
6 }! v8 |5 `& s6 P: [7 a- Must have strong background on IP development
$ @  u( q4 t9 e. s4 `" E
8 @0 A+ [+ }5 A" }- e/ d
/ B+ o1 _/ i0 E% {* ~0 t' TDesired:
# d! n+ `2 B3 O, f+ b6 R' @
% @! I6 f: I$ c1 M2 \- Major in EE & CS
$ ^' C  x% [8 w- |. ?3 t
- Must be proficient in Verilog coding, debugging and modeling

- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.

- PCIe, BIOS, ACPI experience would be an asset.

- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)

. i6 l! y# s1 b$ w0 V& x- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.
0 Q4 f- e. @/ t5 `2 c
- Must be familiar with shell/perl/tcl programming in linux OS.
! x- X6 i  a. J' X
- Should have strong problem solving skills

- Good English hearing, speaking, reading and writing capabilities.
# L9 m" n5 K# u0 K
* |* G0 B8 O- }- Good communication skills

- Will be a big plus if having mass production tape‐out experience.
% G# F* c5 q9 C
在线简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
( f9 R9 G4 G2 C9 D, B7 i  B! r$ nAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html