AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer


) ^* A# Q" |5 K3 s! t3 R职位要求:
7 K; A; P% v, }0 O" P* ?0 l

& l: P7 K8 v; A7 ^0 iAMD 上海研发中心招聘 ASIC design verification engineer

/ X4 P, I5 g+ m$ O1 N4 nMTS/Sr. ASIC Engineer:
* G$ y% R9 g: w/ s% K  
, l- }, L" B+ }0 e1 `& }2 H      
8 ]2 k- [* g: i5 P+ D. vPosition Summary

- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
1 a. s6 a5 P$ u% z+ z* Q
8 n4 Y8 }$ F+ H8 d- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
6 A7 A5 }0 T- P$ l* Y' W; B9 c
) v+ z$ [2 @& u1 r* W- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
+ ^" Z0 @9 g% M+ p4 b7 ~4 ^2 J
- Support FW/SW bring-up and debugging

- Working as the technical point of contact on the ASIC area.
* S, o* P  N# R% Z
- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
: t: m. \0 K0 O& X2 ~4 R

! O, e( w4 f/ a! _3 m7 a) u7 ZEssential Functions:
1 p0 @9 B( T5 M6 B. X
RTL, Verification, Testbench, SystemC, SystemVerilog, OVM
9 d' E) ^" t+ f3 q" p
: p$ ^5 Z5 A/ e' ~% EEssential Requirements/Qualifications:

- H! t* G$ f2 A* y- Proven ASIC / SoC Design / Verification Experience

: x; ]! a$ x; H* M- Must have strong background on IP development
9 B' q! A8 V" ~8 A8 I
! e* ], b9 N0 H( w/ j# H8 M
* F$ a4 n* E8 c% x: H4 ^" s& i, GDesired:
8 W3 m) m' L: E: R  W& o, J
" P4 B5 g2 t! ]$ j9 n) J) N- Major in EE & CS

- Must be proficient in Verilog coding, debugging and modeling
) j. m1 U6 c6 p% ^/ z
- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.
" V# q4 g' x0 f4 N3 e7 h
- PCIe, BIOS, ACPI experience would be an asset.

- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
7 ^& \  c( G! {- a8 ?+ W
9 t8 Y2 f( h% ^. k7 F- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.
( k" O& h1 J  B! w
- Must be familiar with shell/perl/tcl programming in linux OS.
$ r6 F5 l5 \* W& @
- Should have strong problem solving skills
4 K0 n4 V; n: N9 `
- Good English hearing, speaking, reading and writing capabilities.
5 ^* i# W" t9 _5 g
. R- {' [6 w1 ^& L4 Y- _- Good communication skills

- Will be a big plus if having mass production tape‐out experience.

在线简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
AMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html
( s' a( z7 f6 v, D( }
  v6 M1 x) B, Y$ g6 g
: ~: p$ I* j5 D+ }7 r# G; }