AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer


! k* h! Y- D; J9 w职位要求:

' r# K0 [/ I! b$ f1 l
AMD 上海研发中心招聘 ASIC design verification engineer
4 w0 K  |7 A" L( N; r+ q$ w
MTS/Sr. ASIC Engineer:
  
      
Position Summary

% h+ X9 H+ e* b+ u( q5 ^, {$ v- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.

  z4 Z5 V) k% f0 R6 j2 V- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
7 K$ `( v# F4 W* O  ?8 ?9 G6 H
- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

  o' d% `9 O! T& {9 B) Y- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level

- Support FW/SW bring-up and debugging

- Working as the technical point of contact on the ASIC area.
" A* t6 S1 g" p  \& o* L" h! l
0 [, z* Y+ x. N. D4 {8 t- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
$ l( z% a. l% a& J

Essential Functions:

* r) h4 T7 h, H! URTL, Verification, Testbench, SystemC, SystemVerilog, OVM
) {  t! O9 G' W( V% [
Essential Requirements/Qualifications:

- Proven ASIC / SoC Design / Verification Experience
0 }/ L2 A7 D2 c: ]& s1 i
- Must have strong background on IP development


' ~: f) K( C/ j8 U- Z4 FDesired:
4 d" v; E: L& G) H. u- \: ?- W
/ o  b9 P6 D) |  J; h" V- Major in EE & CS

0 q! L0 \6 r# ~, S6 \3 K7 [. k. r) Q- Must be proficient in Verilog coding, debugging and modeling
# K5 h  b, ^- r* G) r6 h
- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.
* q$ J$ T  L  u/ Z$ G  y3 @) D! N
7 t8 T& Q7 V6 v$ [1 c- PCIe, BIOS, ACPI experience would be an asset.
2 S% B; ]/ G$ K9 S4 Y) [
- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)

- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

- Must be familiar with shell/perl/tcl programming in linux OS.

' D" R9 y5 Z5 e, a6 S6 f! S- Should have strong problem solving skills

- Good English hearing, speaking, reading and writing capabilities.
. ]* h$ P8 E- X
- Good communication skills

0 Y4 X+ v( |" t3 F. R- Will be a big plus if having mass production tape‐out experience.

$ R# s% @- u) q8 y! Y  Y" \! t/ V在线简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
' K/ ~: W0 [+ ]  X! aAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html
8 D, s$ W- u7 [2 \

8 ?; a( K5 b6 x