|
|
AMD 上海研发中心招聘 ASIC design verification engineer1 i- @6 w4 h/ I, e" c. h' x
: U. `+ ^8 u. W( X" h3 N% e& {
/ ?+ ?" J! d% `$ m0 D职位要求:0 x9 y5 c C3 J6 F2 n
. C7 s% ]( v3 E
5 c$ X# J% [$ w; ~% f, aAMD 上海研发中心招聘 ASIC design verification engineer
v* m5 W2 v: C+ {4 F
( G8 }$ `) K$ Y/ c* QMTS/Sr. ASIC Engineer:0 a1 D$ p& p6 b( i
- ?) y% u3 S ]: x . B; V( G* f' O( ?
Position Summary* _. Q* i+ J- B1 _5 {
; V% m* R; ]% \" A8 u/ R z" w9 F# d
- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
" r7 |' p0 I# b8 e, m9 M8 F2 ?6 j* _# s g+ I0 q4 E/ e' |9 L2 O
- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.& `: [, J) b% n* ?* a0 q
: r( ?) Z1 e0 W2 j* a8 I% x I1 k# ~
- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.% C- k o: o- _9 O. A
9 A1 g0 c* U4 U0 o6 C7 L- @* K2 {/ H
- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level0 G& ^/ j" ` y6 T
4 T% V1 S0 M' m( L% j7 l! R& q
- Support FW/SW bring-up and debugging P5 i! Q/ z9 C9 g" v" S2 A
U8 a6 V' K/ j7 c& u1 N
- Working as the technical point of contact on the ASIC area.- Q; N6 n P0 e) i
, V h& B) ^. {# B5 j/ p$ z* O
- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.$ n9 K$ m- {/ B( z$ W2 O- A
- Z8 A- K+ {7 {! N) N
2 H* j; O+ Y% T% I6 i/ Z- U8 LEssential Functions:
5 m" K T0 ]: {6 B- ~
& c& G/ J0 ]/ L0 gRTL, Verification, Testbench, SystemC, SystemVerilog, OVM
6 Q5 W" ]: H* ]5 S4 i. w& u
9 X- ~( c4 z0 cEssential Requirements/Qualifications:( I2 {; H1 ^! W# g
+ Z. t0 {2 c1 X7 ^* X
- Proven ASIC / SoC Design / Verification Experience
# D+ x( e& w: w- c- u: e
, |9 ~% P! S/ g- Must have strong background on IP development S* R$ Z) d$ Q% Y6 B+ F1 ~# O2 \
0 h: B4 L' Q; ]
2 l0 ` Y+ L: W/ Y' R( q
Desired:
. d' r$ g* n) u! F |; W' U. D* e r
- Major in EE & CS
+ t3 J0 i. b$ z8 N/ W4 w, x
+ m0 n% f* _' F1 x H7 ?* M- Must be proficient in Verilog coding, debugging and modeling
5 H0 a z9 [% o; r3 t4 E* e
: i4 m# i" z( i( }# C- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.& S8 f/ V1 u# L& [ W; m( \' D* @
3 [! D8 G% _' M- t( u- q. _2 }$ U, e
- PCIe, BIOS, ACPI experience would be an asset.. p5 }$ n" e/ L w8 L& @, j h2 b
9 f, ~) u0 g% k4 Z+ Q- F
- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)% _# p0 G6 U% G& o6 _: u7 Y
m- l4 ~9 M* h: l, P8 r/ {1 h- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.
6 j2 V" D2 ]7 W7 e# v9 v9 b: s; g3 S7 F) `
- Must be familiar with shell/perl/tcl programming in linux OS.7 V, r# H; p* Q1 A2 U
& e' v( y* v$ b' |1 H% I! b0 U- Should have strong problem solving skills. R# p5 _" \: Z
. i, k; Z/ C5 G5 i; b6 a7 A- v
- Good English hearing, speaking, reading and writing capabilities.
" i3 d9 K8 _) y/ b1 T! V# Y7 N! f2 x4 c: g/ Y" | c
- Good communication skills- E& J2 t" K" o( n- s j8 P
# Z: w/ b' W1 @* f# X( ?0 m
- Will be a big plus if having mass production tape‐out experience.* j1 V: @: Q8 o0 h7 o0 L8 j; |" r
# c% y( H6 u; f+ e5 E; H \1 U7 e
在线简历投递:http://bbs.aftjob.com/thread-608678-1-1.html$ H4 V; ?+ ^7 v l8 o
AMD求职俱乐部:http://bbs.aftjob.com/group-60-1.html) E7 A' G' d: `+ N
. E( w C0 I7 s; r) D' I' A! [; B
' o5 a2 D' y) o4 b" ?' y' [ |
|