AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer


职位要求:

% _/ j+ L- [- `- p& }7 f8 K
% ~0 y, j/ f( D* YAMD 上海研发中心招聘 ASIC design verification engineer

) |! K- `! m( N0 r* R5 iMTS/Sr. ASIC Engineer:
/ R: e$ n& P1 u6 i+ @  
      
5 }) h$ X+ O* D, d$ i2 wPosition Summary

- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
2 l' I' ]# q3 _
- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.

- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level

2 ~/ F8 o- ^# L: }- U- Support FW/SW bring-up and debugging
" n$ \9 X4 v# R  y
9 E7 l. {4 Y: r" `3 K% Z+ E8 F- Working as the technical point of contact on the ASIC area.

- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
0 A7 P4 _, g' o1 n! X3 i7 P% q2 Q

8 `" |! z2 X' G  y4 v" oEssential Functions:
% i. u" A% V" W
9 P  k% q$ {7 X! @! e& x7 i0 F+ U4 gRTL, Verification, Testbench, SystemC, SystemVerilog, OVM

Essential Requirements/Qualifications:
. C  K# K4 x7 S8 J0 O9 E! P& k& u
- Proven ASIC / SoC Design / Verification Experience

' R; T( a. o0 A9 N7 F4 J0 N- Must have strong background on IP development


Desired:

- Major in EE & CS
+ v2 _% {0 w  y% T7 p2 H$ O+ J
- Must be proficient in Verilog coding, debugging and modeling

4 C6 O; }$ h; v1 m- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.

" @$ G/ h& j  z; _- PCIe, BIOS, ACPI experience would be an asset.

- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
/ B) u) V# c4 n
9 T: S) L( Z" N- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

5 A( `1 ^5 J1 e, E5 q' J8 w! t: s) y- Must be familiar with shell/perl/tcl programming in linux OS.
- A9 x8 m: p& V! N3 r. ]2 i! K
0 T4 ?( f! V- m" n) D- Should have strong problem solving skills
( J; F1 c9 ?0 S+ N; N1 }
* y3 Z4 C- t' V2 }; X- Good English hearing, speaking, reading and writing capabilities.
/ _3 f9 X4 u/ ~/ x3 y( n9 C( o
- Good communication skills

- Will be a big plus if having mass production tape‐out experience.

- d" M  N7 h  k* p9 D# y) y8 R, ^) p  F在线简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
; i9 t2 m. G, \AMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html
3 x$ p9 h/ P7 N! P

3 @: G  n7 C, b) N' g