AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer
: G/ Z% S  f/ ?5 @/ X5 O2 Z

8 C- |. S2 _! e* V; _! Q职位要求:

5 q, [; q) y, S* {/ S) z
AMD 上海研发中心招聘 ASIC design verification engineer

  l& Q  E# c- C3 L* o( LMTS/Sr. ASIC Engineer:
) G' y6 [# r( M1 B- H' `/ ^: H  
6 R0 C8 j- a3 O+ R, M( P1 a      
2 l# ~, r1 m" N9 x8 e, N% |Position Summary
; j3 v7 g; f9 V3 l
0 p  r+ R/ j5 I& N1 I5 G1 E6 D- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
: J' o1 H1 z8 ?: y8 q
- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
) a' E3 q+ }9 v! i4 Z
# u: J( R$ B. p0 S1 v8 F! }- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.
( r0 V% x6 C. A! G" y) T5 f1 L3 @
4 ^5 j0 S' B: L! [6 Z  d' X- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level

- Support FW/SW bring-up and debugging
+ z+ M6 F% J5 C: g5 j: M4 e2 Y; B9 ]/ B
- Working as the technical point of contact on the ASIC area.
% v0 N' O4 ?* I9 l) L# J' y
1 i1 ]3 g& g. H  S- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
% _+ ]3 r" Z! e7 P; T
6 \8 U2 X. ?- |. y, |" k9 ?
% T6 g8 N3 {: [3 V( ?  H& j0 _' \Essential Functions:
1 Y3 m, |" a0 Q: d8 t7 |
RTL, Verification, Testbench, SystemC, SystemVerilog, OVM
# v7 m4 X! [- V3 f2 z
Essential Requirements/Qualifications:
8 E3 x4 ?  H+ P: y/ m5 @
- Proven ASIC / SoC Design / Verification Experience
! K7 v/ A3 b& w! L4 \' k0 b
, Q. Q% F+ G& p0 B. M- Must have strong background on IP development

% t) u/ j  d& a  D4 d$ k# h1 y
, K% W$ v) p# ^* fDesired:

- Major in EE & CS
0 ~& j' ?4 A" ~9 K6 [. Q# X- G3 _) c
- Must be proficient in Verilog coding, debugging and modeling

- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.

- PCIe, BIOS, ACPI experience would be an asset.

  ^" m% A3 O# `' ]- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
7 j$ E" F3 k! C& ?5 m
- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.
. w. A- G) G; J! H
; G3 Z; Q9 D. J- Must be familiar with shell/perl/tcl programming in linux OS.
1 k/ g. a- n0 W/ B; Z% X) a  _" ?' D
, m$ c9 s0 t% d% H- Should have strong problem solving skills

- Good English hearing, speaking, reading and writing capabilities.

! C* G, M6 }0 C8 Y8 N9 {- Good communication skills

: ?6 N8 i+ f* \9 K2 `- Will be a big plus if having mass production tape‐out experience.

在线简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
AMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html
9 F/ r6 u% R; {  J1 Y5 \0 E& h1 f