AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer
0 K. u" M8 |, q9 ?9 \: _# {

MTS/Sr. ASIC Engineer:
! Q  a0 s3 U. D" n; P1 ~! C- m  
6 m% B" c5 j! w% y  k, l      
% y% j' f( u: Q9 @( h0 B* h$ SPosition Summary
! O  v* E' H0 j
' Q( S% x# V' v- m% P+ d5 G# X0 e1 l- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
# K5 h. b& F! r3 z
6 ?5 [- B- O2 T6 E- X" s- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.

1 ?' j. A2 T& q) M/ ^/ U% n/ F9 ^- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

3 N) P% ]5 G$ U  p7 R4 E- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
  G8 r9 v0 i, V; ]" n
- Support FW/SW bring-up and debugging
2 F1 \6 m; V; _- h
- Working as the technical point of contact on the ASIC area.

% @/ e0 F! i& D8 Z4 ]2 Z4 }- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
5 X  K; d9 @0 E& v; G

Essential Functions:
8 w- v: E( ~5 j' o+ Q
RTL, Verification, Testbench, SystemC, SystemVerilog, OVM

Essential Requirements/Qualifications:
. J$ s* @1 S( {/ O7 b+ H6 T
" O+ q! c0 m1 s1 v- Proven ASIC / SoC Design / Verification Experience
7 d  w! \# B! Y4 t
- Must have strong background on IP development

4 e+ L; [/ K$ k5 {1 v' B
4 H/ o0 T* r/ d# r# \5 B1 KDesired:
$ F; a2 M9 P/ i) M0 K8 w  {
* w! ^, ]9 A" B0 I8 p, z* J2 a- Major in EE & CS
2 x& S5 P' A4 W. s5 M2 n" `  I  x
- Must be proficient in Verilog coding, debugging and modeling

) q, @; L' H+ B' q  |- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.
. b# R+ q3 f, J
- PCIe, BIOS, ACPI experience would be an asset.

. E  t% H! O( l% Y- B- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
: d/ E9 u  A' [' U5 Y3 I
- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

- Must be familiar with shell/perl/tcl programming in linux OS.

- Should have strong problem solving skills

2 }. |( }0 r) e- Good English hearing, speaking, reading and writing capabilities.
* p" t  |% ^7 H5 |, T7 a, A- W
- Good communication skills
" X+ e/ K" ^7 b( W4 ~1 _
! Q( w# ]2 x. [! u* e- Will be a big plus if having mass production tape‐out experience.

简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
! p2 U; C/ f" h" JAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html