AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer
+ O( f, Y( p2 }2 |9 k( h( S6 R

  i1 z: P, Q% ~  i$ PMTS/Sr. ASIC Engineer:
- _5 `" j6 Y8 ^2 P+ H6 L3 |' F  
      
! e1 J% U5 w( x) b9 VPosition Summary

- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
; o: K) A7 |7 k% K; b4 T4 A! M
; o* |. w; }; f3 @4 Q; u9 g9 d) T! d: P- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
  c1 X/ Z, e# u' c7 F* s
- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

: W# O( [1 ^  q0 T# S0 M# \- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
8 w. W7 X5 Y  y
& c& i1 T) W( Y1 a- Support FW/SW bring-up and debugging
. T9 w  g6 c) V2 c' Z' g" G; I& U1 X
- Working as the technical point of contact on the ASIC area.
  c) i: d$ b& A: g
- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
. g5 j' Q1 v6 O$ }

Essential Functions:

" w. B+ d! b1 ~8 N# r- V: ^* T% @RTL, Verification, Testbench, SystemC, SystemVerilog, OVM

" ?2 G2 a3 [7 c7 K. O' OEssential Requirements/Qualifications:

/ k3 s& }: j' z% {5 i' C0 A# K- Proven ASIC / SoC Design / Verification Experience

, D+ W8 z9 j' ~- Must have strong background on IP development
3 \. m' [. {6 `( d4 M- j5 l$ _/ G2 d
1 ]' E2 x# ^  N& H
Desired:

- Major in EE & CS

- Must be proficient in Verilog coding, debugging and modeling

+ E4 i( P# z/ Z- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.
( ?1 V- q; F( k; m0 b- N( `
- PCIe, BIOS, ACPI experience would be an asset.
! m5 k: q8 r: [. o8 L, n
- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
9 d1 y" H+ V# a
/ J) o! z/ P/ e- b# j- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

' j2 K4 p1 S+ ]6 L2 Z- Must be familiar with shell/perl/tcl programming in linux OS.
9 l* y" z, O! f" P' ?" k7 Y
- Should have strong problem solving skills
; Q+ s1 D, J8 r0 r
- Good English hearing, speaking, reading and writing capabilities.
2 u7 x' o& }& G6 o) R
- Good communication skills
! O  l3 H1 D- g! i9 y( ?
- Will be a big plus if having mass production tape‐out experience.
% N8 ~6 l2 g5 e4 k
简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
$ o8 H7 o2 k9 t' Z: z2 U  dAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html