AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer
& b6 j) g7 F2 [% h9 F
1 P4 n% a2 S4 S3 Q; Z
MTS/Sr. ASIC Engineer:
  
      
9 J- q2 ]8 v+ V, X% [. YPosition Summary

9 ~" V/ n1 l& X/ _/ m' |. T- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.
* j0 h( y* a, q% H* O
- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
; \. q# [: h2 h, w0 Q
- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.
4 f! L4 a7 ]2 L  p% M4 Y6 O
- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
( o7 I! _( g5 ^- ]8 e' m8 l/ k
! W: K0 q3 W! I; u$ G' o- Support FW/SW bring-up and debugging
8 H  t7 t1 H$ X& }: ?* M% \
  T% I/ E+ z+ t- Working as the technical point of contact on the ASIC area.

2 q" m/ c* e! Q5 ~* ?7 D0 ]- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
; Z# R8 ]- n4 L5 E+ Z
/ {. Q% ]3 v+ @/ ^  [( e$ y( T8 _$ d
Essential Functions:
3 v" }: R9 r$ P7 c( d
% a; Z0 F# D) ?RTL, Verification, Testbench, SystemC, SystemVerilog, OVM

Essential Requirements/Qualifications:
) R* q" Y6 d/ m# P3 s6 q! v
- Proven ASIC / SoC Design / Verification Experience

- Must have strong background on IP development

8 G( `0 Z5 x2 J+ g  A$ D9 o
5 d8 c7 b( Q7 z/ ]  KDesired:
: _* V  ~' }9 O* g( i( C
  @- {. p+ J1 C/ {/ d7 k- Major in EE & CS

. W7 p2 f( @6 a- Must be proficient in Verilog coding, debugging and modeling

- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.
% H) g2 I( E5 N! R
% u* T' B% a* e0 y- g8 m) t4 p- @- PCIe, BIOS, ACPI experience would be an asset.
3 ?+ ]/ F- p, {+ h
- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
4 T, R: b: i7 A
6 {! ?& e) p4 i; i/ t5 |7 {2 L! j  y! X- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

! T/ t: M3 c% |$ r4 p( ~: R- Must be familiar with shell/perl/tcl programming in linux OS.
5 q$ Q$ f% o) {% f
- Should have strong problem solving skills
- f+ a& P( X; f. D. h& x
7 N5 h* C( B; m* t- Good English hearing, speaking, reading and writing capabilities.

$ b  p9 @# w% g* j2 q6 f- Good communication skills
8 E: S, G/ F5 z4 {
  {2 N% [2 j' @- Will be a big plus if having mass production tape‐out experience.
2 I3 _$ Z& [, X# e# [* M
8 y4 G  z2 ?: U& K( ~; a简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
# y+ j4 g9 _# g* ^  Z6 n+ KAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html