AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer


MTS/Sr. ASIC Engineer:
  
      
Position Summary
* f, q$ o* G7 q4 z0 s8 G2 v
- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.

  d$ y9 }( h" x* |- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.

- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.
8 c: t8 |3 Q$ T: ]/ }& ?$ B8 W
- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
' b5 D1 l# S! Y' B, a3 ?
+ `' C  M5 P) s% ~; C- Support FW/SW bring-up and debugging
& i. C* `: ~4 i7 w$ ?# x) E* x
1 }9 Q, n) M2 `& U4 Z; J3 I- Working as the technical point of contact on the ASIC area.

9 o: {: w" e* {  w- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.


Essential Functions:

& R, o7 d) E9 G5 V1 x2 _RTL, Verification, Testbench, SystemC, SystemVerilog, OVM
% g1 }) ~3 c/ \( |' ~9 I" @  d
Essential Requirements/Qualifications:
  x: s* X* l  L, N) ^
" D3 h+ W, b, h# _, C  o+ i- Proven ASIC / SoC Design / Verification Experience

- Must have strong background on IP development
4 w0 {6 k) z0 W# Q( l1 Q

Desired:

/ ^3 i- W2 P! [) c/ P& d2 N$ s- Major in EE & CS

- Must be proficient in Verilog coding, debugging and modeling

: w) s1 v, A8 @- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.
6 i; O5 |5 ~0 h; V
- PCIe, BIOS, ACPI experience would be an asset.
- J3 X5 k$ E2 X, ?5 J! U( F. P: w' W: f# m
. i! i! v) B  Z4 r" p2 l0 k. J$ K- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
# a0 O" f2 V) Q( y) E, k
- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

5 @6 E9 t( U, y3 }. u9 N$ ^- Must be familiar with shell/perl/tcl programming in linux OS.
/ ^3 c. ^+ a9 f% ^" _3 |
5 @) B+ V7 M( t$ o% f7 ^; |* |2 b- Should have strong problem solving skills

- Good English hearing, speaking, reading and writing capabilities.
; f3 j. }" z# G) `
* V, `5 R9 I/ D- Good communication skills

- Will be a big plus if having mass production tape‐out experience.
" I' d9 D& S6 E$ A8 `
3 s1 f' D8 ?( h) |& k5 ]7 ?简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
- E0 J. {" m4 g( n6 Y, yAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html