AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer


MTS/Sr. ASIC Engineer:
0 j8 O7 b! m- T& D8 R  
      
  d% Q. u( R4 w! I; h: @; IPosition Summary
& c, R- w( w* v5 o  P: V- ?
- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.

: J7 ^* Y$ G; C- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.
* ~1 }& M. r( `; O
- q2 E& U4 I2 r& A- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.
2 l9 R7 g( {7 e+ e6 w' D
* r/ n" K. i! c9 j- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level
: A$ u# F! k: T
+ z/ }4 e2 f4 B' f0 [5 i; t: B- Support FW/SW bring-up and debugging
) n; a6 Z4 k( h0 V& {. C
- Working as the technical point of contact on the ASIC area.

- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
8 G8 s) v! a$ _3 i) o6 K0 `' i
4 u& R1 N/ e% z7 B. W
3 m/ f- P- h- B6 _- P# WEssential Functions:

RTL, Verification, Testbench, SystemC, SystemVerilog, OVM

9 }% d/ `' e2 x* tEssential Requirements/Qualifications:

0 t2 s. k3 V! @- Proven ASIC / SoC Design / Verification Experience

- Must have strong background on IP development


# k8 J2 E. U1 v, YDesired:

6 M6 D& s/ l4 \2 f! G: e: x- Major in EE & CS

7 }' L" @7 W$ Z: q, ]7 _+ v4 O- Must be proficient in Verilog coding, debugging and modeling
7 u0 }" i7 _5 g! Z
- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.

# H6 t$ T8 O9 g- Q% J- PCIe, BIOS, ACPI experience would be an asset.

- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)

; e( ^9 ^9 [3 O$ Z  U4 y- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

- _$ k% t1 g2 G5 @1 A" H- Must be familiar with shell/perl/tcl programming in linux OS.
6 H- a* ?/ x/ w
/ n2 Q9 z6 X3 J" |/ D! r# Z- Should have strong problem solving skills
$ o- _5 H6 P6 b
- Good English hearing, speaking, reading and writing capabilities.
. `6 _) c% a8 ?3 I  {
8 |6 y$ j* O3 }2 ~! s6 T! f$ U( z- Good communication skills

  m/ n7 C1 D; P0 q+ I+ ~  O- Will be a big plus if having mass production tape‐out experience.

4 K- [( p9 p+ A, a* c) ], A简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
  W6 t! H( s3 W- I6 v0 ]AMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html