AMD 上海研发中心招聘 ASIC design verification engineer

aftyingjiesheng

AMD 上海研发中心招聘 ASIC design verification engineer


( F  u" h, f; f! ^# {( ]MTS/Sr. ASIC Engineer:
  
) e8 r. X% `9 A0 ^6 k      
8 q6 V9 Y) Y8 h; ]Position Summary
. r- k" |& K) f8 [! v# b  R
- Participate IP and SoC level architecture definition, derive functional and design specifications and analyze feasibility of technical and architectures.

$ {8 n7 Q7 A  m& H9 t6 @- Implement design with Verilog to achieve specification goals. Simulate and debug the codes in coding stage.

- Go through the FE design flow to deliver qualified netlist. Feedback to Physical Design team to help to close timing and check floorplan.

- Write ASIC specific part of test plan. Prove functional correctness from block level to SoC level

- Support FW/SW bring-up and debugging
0 ~0 }7 @" Z9 U2 n
$ h$ @- g& `7 O* t# G" }- Working as the technical point of contact on the ASIC area.
6 r  i. e7 t* Q9 |+ M
. u, \  {3 u9 I: v$ N+ e( D- Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
3 Q* S/ S% c/ v( w9 v1 j8 S1 s

, `) {* j+ A2 n, Y! D) i& J. nEssential Functions:

( j  ^4 t7 j  w. ?RTL, Verification, Testbench, SystemC, SystemVerilog, OVM
% O8 Z* `  F! Y% O. i, ]+ J  T
Essential Requirements/Qualifications:

; u4 H  b" w* ?' f- Proven ASIC / SoC Design / Verification Experience
" C, j0 A# N4 ~& c+ t+ |
* \* G% R! {; g6 u. _& V9 L- Must have strong background on IP development
# c" T2 ^9 p' c  w7 l

8 M- @/ m) H& V0 H* F9 D( XDesired:

1 C1 E' V7 n4 m( i- Major in EE & CS

- Must be proficient in Verilog coding, debugging and modeling
& A& v* E1 s' x- J4 Z+ z% ?
- Should be familiar with Advanced C/C++/SystemVerilog, RTL coding techniques.

" I6 n2 T: }6 s- PCIe, BIOS, ACPI experience would be an asset.
+ y0 A( q3 z$ w. A* {8 f. n
: s. C$ O2 }6 l, B2 D- Must be familiar with Design for verification Methodology (assertion based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)

- Should be familiar with ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

- Must be familiar with shell/perl/tcl programming in linux OS.

8 ]2 G, U* P8 V$ |* `1 j6 V! X6 d- Should have strong problem solving skills
% M% q% W/ n& A  H
- Good English hearing, speaking, reading and writing capabilities.
8 u/ j  B3 t& C) d3 V: H; n/ H
- Good communication skills

- Will be a big plus if having mass production tape‐out experience.
) Z! `& k7 P/ b0 p5 q
简历投递：http://bbs.aftjob.com/thread-608678-1-1.html
2 Y. ~! e4 l; n0 ^) kAMD求职俱乐部：http://bbs.aftjob.com/group-60-1.html